Home
>
Archives
>
RSD (Archive)
>
Obsolete
>
Rigorous Design of Component-Based Systems — The BIP (…)
>
BIP Tools
The Language Factories
Sommaire
Overview
, p1
MATLAB/Simulink to BIP
, p2
C to BIP
, p3
DOL to BIP
, p4
Distribution
, p4
System Requirements
, p4
Installing the Toolchain
, p4
Coding guidelines for process
, p4
Running an example
, p4
Case Studies
, p5
1
2
3
4
5
Case Studies
MJPEG Decoder
1
2
3
4
5
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
News
Conferences
November 24-28 2025
Synchron 2025
Seminars
Seminars
9 October 2025
Tiago Cogumbreiro:
Verifying gpu programs with memory access protocols
16 October 2025
Nicolas Chappe:
Representing and reasoning about nondeterministic programs
13 November 2025
Yann Herklotz:
A venir
4 December 2025
Jannik Laval:
A venir (thème cybersécu)
11 December 2025
Thaïs Baudon:
A venir (thème: compilation optimisant les représentations mémoire)
18 December 2025
Jérémie Decouchant:
A venir (theme cybersecu)
New publications
Some Recent Publications
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Self-stabilizing synchronous unison in directed networks
Karine Altisen, Marius Bozga:
Revisited Convergence of a Self-stabilizing BFS Spanning Tree Algorithm
David Monniaux, Sylvain Boulmé:
Chamois: agile development of CompCert extensions for optimization and security
Bruno Ferres, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, Mehdi Khosravian:
A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits
Jobs and internships
Jobs and internships
[Funded PhD] Fault Injection Attacks: Automated Analysis of Counter-Measures At The Binary Level
[Master] Decision Procedure for Equivalence Relations
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.4.5
+
AHUNTSIC
[CC License]
info visites
4964854
English
Français