@article{AAM06, 
    title = { Scheduling with timed automata  }, 
    author = {Abdedda\"im, Yasmina and Asarin, Eugene and Maler, Oded},
    year = {2006},
    journal = {Theor. Comput. Sci.},
    number = {2},
    pages = {272-300},
    volume = {354},
    team = {TEMPO},
       bibsource = {DBLP, http://dblp.uni-trier.de},
}
bibtex
Navigation
Actualités
-  Conférences 
          
- 24-28 Novembre 2025 Synchron 2025
 
 
Séminaires
-  Séminaires  
      
- 13 novembre 2025 Yann Herklotz: Towards scalable verification and efficient hardware generation using verified (…)
 - 21 novembre 2025 Oussama Oulkaid: Formal models of integrated circuits for transistor level electrical verification (Phd)
 - 25 novembre 2025 Véronique Cortier: Electronic voting: design, attack, and formal verification
 - 1er décembre 2025 Sylvain Boulme: Introduction à la programmation orientée objet en crystal
 - 4 décembre 2025 Jannik Laval: A venir (thème cybersécu)
 - 11 décembre 2025 Thaïs Baudon: A venir (thème: compilation optimisant les représentations mémoire)
 
 
Nouvelles publications
-     Quelques  Publications
 Récentes 
      
   
           
     
      
     
           
     
           
      
     
           
     
           
      
     
           
     
           
      
     
           
     
   
    
   
      
   
- Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet: Formally Verified Hardening of C Programs against Hardware Fault Injection
 - Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne: A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
 - Iulia Dragomir, Carlos Redondo, Tiago Jorge, Laura Gouveia, Iulian Ober, Marius Bozga, Maxime Perrotin: Specification and model-checking of space systems in the TASTE toolset
 - Thomas Vigouroux, Marius Bozga, Cristian Ene, Laurent Mounier: Function Synthesis for Maximizing Model Counting
 
 
Offres d'emploi et stages
-   Offres d'emploi et stages  
 
- [Funded PhD] Fault Injection Attacks : Automated Analysis of Counter-Measures At The Binary Level
 - [Master] Decision Procedure for Equivalence Relations
 - [Master]Leakage in presence of an active and adaptive adversary
 - [PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences