Home
>
Verimag
>
Ongoing Phd Thesis
>
Ongoing Phd Thesis
Ongoing Phd Thesis
Thomas Mari
(2019 - 2024)
Aina Rasoldier
(2020 - 2024)
Ihab Alshaer
(2020 - 2024)
Thomas Vigouroux
(2021 - 2024)
Lucas Bueri
(2021 - 2024)
Bob Aubouin-Pairault
(2021 - 2024)
Hadi Dayekh
(2021 - 2024)
Alban Reynaud Michez
(2022 - 2025)
Oussama Oulkaid
(2022 - 2025)
Ana Maria Gomez Ruiz
(2022 - 2025)
Weicheng He
(2023 - 2026)
Benjamin Bonneau
(2023 - 2026)
Alexandre Berard
(2023 - 2026)
Baptiste De Goër De Herve
(2023 - 2026)
Basile Gros
(2023 - 2026)
News
NEWS
Joseph Sifakis elected member of the National Academy of Sciences
Seminars
Seminars
30 May 2024
Mohamed Maghenem:
A hybrid-systems framework for distributed gradient-based estimation
27 June 2024
Nicolas Chappe:
Tba (toward a verified compilation infrastructure for concurrent programs)
New publications
Some Recent Publications
Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel B. Sant'Anna:
Model Checking of Distributed Algorithms using Synchronous Programs
David Monniaux, Sylvain Boulmé:
Chamois: agile development of CompCert extensions for optimization and security
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Self-stabilizing synchronous unison in directed networks
Bruno Ferres, Oussama Oulkaid, Ludovic Henrio, Mehdi Khosravian, Matthieu Moy, Gabriel Radanne, Pascal Raymond:
Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory
Jobs and internships
Jobs and internships
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PERSYVAL Master 2 Scholarships
[Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
[Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
[Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Browsing
Sections
Verimag
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Documents
Topics
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 4.2.8
+
AHUNTSIC
[CC License]
info visites
3968614
English
Français