Home
>
Archives
>
RSD (Archive)
>
Obsolete
>
Rigorous Design of Component-Based Systems — The BIP (…)
>
BIP Tools
The Language Factories
Sommaire
Overview
, p1
MATLAB/Simulink to BIP
, p2
C to BIP
, p3
DOL to BIP
, p4
Distribution
, p4
System Requirements
, p4
Installing the Toolchain
, p4
Coding guidelines for process
, p4
Running an example
, p4
Case Studies
, p5
1
2
3
4
5
Case Studies
MJPEG Decoder
1
2
3
4
5
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
News
Seminars
Seminars
28 November 2024
Grégoire Bussone:
Reducing copies and memory consumption in synchronous languages
2 December 2024
Thomas Vigouroux:
Quantitative analysis for adaptive attackers (Phd)
12 December 2024
Lucas Bueri:
Tba (Phd)
12 December 2024
Bob Aubouin-pairault:
(Phd)
New publications
Some Recent Publications
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Self-stabilizing Synchronous Unison in Directed Networks
Marius Bozga, Radu Iosif, Joseph Sifakis:
Verification of component-based systems with recursive architectures
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Pour battre à l'unisson, il faut que tous les chemins viennent de Rome
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne:
A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
Jobs and internships
Jobs and internships
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PERSYVAL Master 2 Scholarships
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] Adapting Hardware Platforms to a Multi-Core Response Time Analysis Framework
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
[Master] Towards New Frontiers in Multi-Core Response Time Analysis?
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.2.16
+
AHUNTSIC
[CC License]
info visites
4159851
English
Français